

# SiGe CVD, fundamentals and device applications

Dr Derek Houghton

Aixtron Inc

ICPS, Flagstaff July 2004

## § **OVERVIEW**

**1. Introduction**

**2. SiGe Market Survey**


**3. Fundamentals of SiGe CVD**


**4. CVD Equipment for SiGe**

**5. Device applications and  
commercialization**


**6. SiGe materials engineering, metrology**


**7. Summary and Discussion**







# SiGe's Market Opportunity...










Strained  $\text{Si}_{1-y}\text{C}_y$  on Si




Strained  $\text{Si}_{1-x}\text{Ge}_x$  on Si



Strained Si on  $\text{Si}_{1-x}\text{Ge}_x$



## SiGe HBT device structure and process description




### Key figures of SiGe HBT process

- SiGe BiCMOS uses SiGe HBT + Si CMOS
- SiGe HBT shows same process as Si BT with exception of 30-80 nm thin SiGe base layer (Ge <25%)
- Growth rates used are about 30 nm/min (~ 2 min for base layer)
- Typically, same LPCVD growth chambers can deposit both Si and SiGe layers
- Depending on SiGe HBT process, base layer deposited either using selective or differential epitaxy

# SiGe's main market is telecommunication (wireless and datacom)

**SiGe IC forecast by market, 2000 to 2005, in mil. US\$**







Comments	
•	<b>SiGe viable alternative to GaAs</b>
•	Main markets being targeted: <ul style="list-style-type: none"> <li>• Cellular / Cordless / WLAN</li> <li>• FO-Datacom (MUX/DEMUX)</li> <li>• PC interface cards / LAN</li> </ul>
•	Future trends: <ul style="list-style-type: none"> <li>• integrated low power RF-front end of most handsets</li> <li>• First choice for up/down conversion in tuners/transceivers</li> <li>• will dominate 40 Gbps</li> </ul>

Source: [Strategies Unlimited, 1999](#)

CAGR: Compound Average Growth Rate




# Strained Si: prototypes from Intel, IBM & UMC demonstrated



Almost all large Si-CMOS manufacturers are presenting cross sectional pictures of CMOS transistors (with gate lengths between 65 and 90 nm) which use Strained-Si technology. Intel and IBM use their own technology, whereas UMC is Amberwave's licensee




# Strained-Si HeteroWafer<sup>®</sup> technology: process and actual status



## Actual status Strained-Si process


- Strained Si technology enables improvement in CMOS performance and functionality via replacement of the bulk, cubic-crystal Si substrate with a Si substrate that contains a tetragonally distorted, biaxially strained Si thin film at the surface
- Different types of processes developed and patented by the main players: Amberwave (IQE) - AIXTRON, IBM, Toshiba & Intel
- First demos of perfect working 52 Mbit SRAMs with 90 nm CMOS devices on 300 mm wafers available from Intel. Ramp-up of Pentium 4 production with Str.-Si planned for 2H/2003 !
- Process and substrate costs still not 100% fixed. Price expectations for substrate from IC manufacturers still unknown

## Strained Si process of Amberwave: One of the Strained Si pioneers



- Typically, 2 to 4 μm thick graded SiGe buffer layer, followed by thin (<20 nm) strained Si channel layer
- Depending on substrate Ge concentration, clear mobility and transistor current drive improvement
- Through Amberwave's proprietary chemical-mechanical polishing (CMP) intermediate process, SiGe buffer layer surface roughness is eliminated before Si layer deposition, resulting in same quality compared to bulk Si wafers


# Intel's Strained Silicon Transistors



# Strained Silicon CMOS technology




- \*SiGe deposited selectively,

## Intel Pentium IV in production



# Strained silicon mainly addresses high-end digital CMOS markets

**Digital electronic market forecast and expected strained Si penetration, 2003 to 2007, in mil. US\$**




## Assumptions


- Main application will be high-end Microprocessors like IBM's Power-PC, SUN's Sparc, AMD's Athlon, Intel Pentium / Itanium.
- Main markets being targeted: PCs, workstations, game consoles, other internet appliances
- Future trends: Strained Si penetrates 3G/WLAN wireless applications (DSPs/MCUs)

CAGR: Compound Average Growth Rate

# Development of CVD Reactors




## Steps in Deposition Process






# DISTRIBUTION OF MOLECULAR VELOCITIES

## Molecular Flow in a Tube





## Viscous Flow in a Tube




# Free Convection

Cross Section of Rectangular Chamber




## Two Regions of Gas Transport



## Forced Convection

### Development of Boundary Layer



Consider volume element  $\delta dx$

$$F = ma$$

$$F_{\text{friction}} = \eta \frac{dv}{dy} dx \quad \eta = \text{viscosity}$$

$$m = \rho \delta dx \quad \rho = \text{density}$$

$$a = \frac{dv}{dt} = \frac{dv}{dx} \frac{dx}{dt} = \frac{dv}{dx} v$$

$$\eta \frac{dv}{dy} dx = \rho \delta dx \frac{dv}{dx} v$$

Replacing differentials by differences


$$\eta \frac{V}{\delta} \approx \rho \delta \frac{V}{x} V \quad \text{velocity}$$

$$\delta(x) = \sqrt{\frac{\eta x}{\rho V}}$$


# Boundary Layer

Longitudinal Section

## VELOCITY DISTRIBUTION



M E Coltrin, R J Kee, and J A Miller, J. Electrochem. Soc. 131, 425 (February 1984)



# Deposition Kinetics (1)

## Diffusion and Surface Reaction

Diffusion  
Through  
Boundary Layer


$$F_1 = D \frac{C_G - C_0}{\delta}$$

Reaction at Surface ( $y=0$ )

$$F_2 = k C_0$$

Steady State:  $F_1 = F_2$

$$C_0 = \frac{C_G}{1 + k\delta/D}$$



$F_1$  = Flux of reactant diffusing through boundary layer

$F_2$  = Flux reacting at surface

$\delta$  = Boundary-layer thickness

$C_G$  = Reactant concentration in forced-convection region

$C_0$  = Reactant concentration adjacent to surface

$D$  = Gaseous diffusion coefficient

$k$  = Reaction rate coefficient

# Deposition Kinetics (3)

## Diffusion-Limited Region

Increase Temperature


$$k = k_0 \exp(-E_a/kT)$$

Fast Surface Reaction  
Slow Diffusion


$$C_0 = \frac{C_G}{1 + k\delta/D}$$

$$C_0 \approx 0$$

Diffusion or *Mass-Transport Limited Region*



# Effect of Carrier Gas and Pressure on Deposition Rate





W.A.P. Claassen and J. Bloem,  
Philips J. Res. 36, 122 (1981)




# Gases for Silicon Epitaxy

	Silane (SiH <sub>4</sub> )	Dichlorosilane (SiH <sub>2</sub> Cl <sub>2</sub> )	Silicon Tetrachloride <u>SiHCl<sub>3</sub></u> (SiCl <sub>4</sub> )
Temperature	1000-1050°C	1050-1100°C	1150-1200°C
Reaction	SiH <sub>4</sub> → Si + 2H <sub>2</sub>	SiH <sub>2</sub> Cl <sub>2</sub> → Si + 2HCl	SiCl <sub>4</sub> + 2H <sub>2</sub> → Si + 4HCl
Reversible	No	Yes	Yes
HCl Byproduct	No	Yes	Yes
Gas-Phase Nucleation	Yes	No	No
Deposition Rate	0.2 μm/min	~1 μm/min	>2 μm/min
Flow Control	Easy	Moderate	Difficult
Cost	High	Moderate	Low
Danger	High	Moderate	Moderate
Used for	Thinner Layers	Many Layers	Thicker Layers

# Surface Reaction



# Surface Processes



- Impingement
- Surface adsorption
- Surface diffusion
- Chemical reaction
- Surface diffusion
- Nucleation
- Incorporation
- Byproduct desorption

## Structure Depends on Surface Diffusion

- Deposition temperature
- Deposition rate

$$L \approx \sqrt{D t} \sim \frac{1}{\sqrt{R_D}} \exp\left(\frac{-E_a}{2kT}\right)$$

L = surface diffusion length

D = Surface diffusion coefficient


t = time available for surface diffusion

$R_D$  = deposition rate

$E_a$  = activation energy

- Deposition pressure  
Blocking of diffusion paths by adsorbed reactants, carrier gas, or impurities


**Three-dimensional growth**



**Two-dimensional growth**



**Combined 2D and 3D growth**



## Deposition Rate and Available Surface Sites

Surface-reaction-limited region

$$R_{\text{Adsorption}} = \text{Flux } S_C n_{\text{ss}} \theta_F$$

$$R_{\text{Reaction}} = k n_{\text{ss}} \theta_{\text{SiH}_4}$$

$$\theta_F = 1 - \theta_{\text{SiH}_4} - \theta_H$$

$$R_D = \frac{k n_{\text{ss}} (1 - \theta_H) \text{Flux}}{k / (S_C) + \text{Flux}}$$

$$\text{Flux} \sim P_{\text{SiH}_4}$$

$$R_D = \frac{A P_{\text{SiH}_4}}{1 + B P_{\text{SiH}_4}}$$

$S_C$  = (Reactive) sticking coefficient


$n_{\text{ss}}$  = Total number of surface sites

$\theta$  = Fraction of surface sites free (F) or covered with H or SiH<sub>4</sub>


$k$  = Reaction-rate coefficient

M L Hitchman, J. Kane, and A E Widmer,  
Thin Solid Films 59, 231 (1979)

## Single-Crystal Substrate



## Epitaxy



Isoepitaxy }  
Homoepitaxy }  $X = Y$   
Heteroepitaxy:  $X \neq Y$


Unstrained if  $a_X = a_Y$   
Strained if  $a_X \neq a_Y$   
( $a$  = lattice constant)

## Wafer Cleaning Before Epitaxial Deposition

- **Conventional:**
  - High temperature (1100-1250°C)
  - H<sub>2</sub> (+HCl)
- **Need:**
  - Low-temperature process (750-950°C)
- **Possibilities:**
  - Hydrogen-terminated surface
    - Minimizes native oxide formation
    - Dilute HF:H<sub>2</sub>O etch *without* water rinse
      - Safety? Perhaps use cluster tool
      - Anhydrous or vapor HF?
        - Ex-situ?
        - Cluster tool?
      - Low-energy H<sub>2</sub> plasma?
      - UV-ozone?
      - GeH<sub>4</sub>?
- **Modification of conventional cleaning**
  - Use minimum safe water rinse time
  - Reduce oxygen concentration in rinse water



# Effect of air exposure prior to HF passivation




## Native Oxide Removal By High Temp. H<sub>2</sub> Bake


Traditional Production Si Epi Processes  
Use a High Temperature H<sub>2</sub> Bake to  
Remove Native Oxide by H<sub>2</sub> Reduction:



The Native Oxide can also React  
Directly with the Si Surface:



But This Reaction is Self Limiting




# Control

- **Surface-reaction limited**
  - Temperature sensitive
  - Depends on gases and chemical reaction
- **Mass-transport limited**
  - Gas-phase diffusion
  - Sensitive to gas flow
  - Difficult if wafers closely spaced
- ***In-situ* monitoring**
  - Wafer surface temperature
  - Thickness
  - Index of refraction
- **Gas depletion**
- **Uniformity of heating**

# Oxygen Control in $\text{Si}_{1-x}\text{Ge}_x$

- **$\text{Si}_{1-x}\text{Ge}_x$  has a Very High Affinity for O**
  - At 700C, Growth of Si with 500ppb of  $\text{H}_2\text{O}$  in  $\text{H}_2$  Carrier:  $\text{O} < 10^{17}\text{cm}^{-3}$
  - At 700C, Growth of  $\text{Si}_{0.8}\text{Ge}_{0.2}$  with 500ppb of  $\text{H}_2\text{O}$  in  $\text{H}_2$  Carrier:  $\text{O} > 10^{20}\text{cm}^{-3}$
- **Methods of O Control**
  - Process at Hard Vacuum
    - UHV/CVD or MBE
  - Process at RP or AP (20torr - 760torr) with Purified Gases
    - Require  $< \sim 50\text{ppb}$  O and  $\text{H}_2\text{O}$  in Process Gases
    - $\text{H}_2$ 
      - Palladium Alloy Diffuser
    - $\text{H}_2$ ,  $\text{N}_2$ ,  $\text{SiH}_4$ ,  $\text{GeH}_4$ ,  $\text{HCl}$ 
      - Active Cartridge Purifiers
        - Nanochem (Matheson)
        - ATMI
        - Millipore
        - SAES
        - Aeronex

# Partial pressure for oxygen incorporation from H<sub>2</sub>O and O<sub>2</sub>



## Gases for Silicon Epitaxy

	Silane (SiH <sub>4</sub> )	Dichlorosilane (SiH <sub>2</sub> Cl <sub>2</sub> )	Silicon Tetrachloride <u>SiHCl<sub>3</sub></u> (SiCl <sub>4</sub> )
Temperature	1000-1050°C	1050-1100°C	1150-1200°C
Reaction	SiH <sub>4</sub> → Si + 2H <sub>2</sub>	SiH <sub>2</sub> Cl <sub>2</sub> → Si + 2HCl	SiCl <sub>4</sub> + 2H <sub>2</sub> → Si + 4HCl
Reversible	No	Yes	Yes
HCl Byproduct	No	Yes	Yes
Gas-Phase Nucleation	Yes	No	No
Deposition Rate	0.2 μm/min	~1 μm/min	>2 μm/min
Flow Control	Easy	Moderate	Difficult
Cost	High	Moderate	Low
Danger	High	Moderate	Moderate
Used for	Thinner Layers	Many Layers	Thicker Layers

## AIXTRON's flexible epi systems for Strained Si / SiGe

**Tricent<sup>®</sup>**


**vs. Multiwafer Reactor<sup>®</sup>**

**Tricent SiGe Cluster Tool: 150, 200 or 300 mm**

**AIX 2600G3: up to 7x150 or 3x200 mm**



# SiGe UHV CVD



molecular flow  $\bar{U}$  uniform growth


sticking coefficients  $\sim 10^{-3}$

UHV initial conditions,  $P \sim 10^{-9}$  m bar

hydrogen terminated Si wafers at start



# Hot wall UHVCVD Batch tool





*Product Information*

# EPIGRESS UH254/256/258 UHV-CVD SYSTEM FOR SiGe



**THE TECHNIQUE  
OF CHOICE**


*UHV-CVD is the technique of choice for large-scale deposition of SiGe. The process is operated under surface-kinetics limited conditions, which Epigress UHV-CVD system takes full advantage of. Homogeneous growth is obtained on up to 25 of 4 to 8-inch wafers.*

**IXTRON**

# Single-Wafer Reactors


## Economics require high deposition rate

- Higher temperature
- Higher reactant-gas partial pressure




$$R_D = \frac{A P_{\text{SiH}_4}}{1 + B P_{\text{SiH}_4}}$$

Limited by adsorbed layer




Can use more reactive gas  
eg,  $\text{Si}_2\text{H}_6$ , instead of  $\text{SiH}_4$


# Single-Wafer Reactor (Low-Thermal Mass)




# SINGLE-WAFER REACTOR WITH LOAD LOCK AND SUPPORT PLATE



# Configuration of ASM's Epsilon 3000



# Applied Materials Centura



Cluster/multichamber system

RP wafer transfer



Cooldown chamber

Chamber volume: 11 liters



$P \sim 1 - 600 \text{ Torr}$   
 $T \sim 550 - 1200^{\circ}\text{C}$

# Uniform Gas Distribution by AIXTRON's Closed Coupled Showerhead

Horizontal Quartz Tube Reactor




Closed Coupled Showerhead Reactor





# SiGe Tricent<sup>®</sup>

## Dual-Chamber Showerhead (pat. pend.)




## Temperature Control Concept

# SiGe Tricent<sup>®</sup>


Unique CVD chamber features  
developed beyond industry standards

- Š Showerhead
- Š Temperature control



# Tricent<sup>®</sup>

## Customer Process Support




Process platform for  
HBTs, HFETs and BiCMOS

- pure Silicon Growth
- differential SiGe:C growth
- selective SiGe:C growth
- SiGe on SOI


Temp	Process	Gas Sources
550-680°C	SiGe:C	SiH <sub>4</sub> + GeH <sub>4</sub> + SiCH <sub>6</sub>
650-750°C	SiGe	SiH <sub>4</sub> + GeH <sub>4</sub>
730-800°C	sel. SiGe	SiH <sub>2</sub> Cl <sub>2</sub> + HCl + GeH <sub>4</sub>
800-900°C	SEG	SiH <sub>2</sub> Cl <sub>2</sub> + HCl

# Plasma-Enhanced CVD





# SiGe Epitaxy Application

	SiGe base HBT	MOSFET	
Device Structure			
Location of use	Bipolar transistor Base Layer	Elevated Source Drain	Strained Channel
Key Issue	High frequency ( $F_{tr}$ , $F_{max}$ )	Ultra Shallow Junction	Carrier mobility in channel
Key Process Parameter	Crystallinity Dopant & Ge fraction Control Productivity	Selectivity Productivity	Productivity







# SiGe HBT in a BiCMOS flow














## XTEM of Si deposition on Si/oxide



# HBT base structure SIMS profiling




# Gummel Plot, npn HBT






- **Why Add C to Si<sub>1-x</sub>Ge<sub>x</sub> ?**
  - Adding 0.5% to 1% C Greatly Reduces B Diffusion
    - $D_{B, Si} > D_{B, SiGe} > D_{B, SiGe:C}$
  - Compensate Strain in Si<sub>1-x</sub>Ge<sub>x</sub> for Improved Thermal Stability
    - Add Approx. 1 atom of C per 9 atoms of Ge
- **Issues Regarding C Addition to Si<sub>1-x</sub>Ge<sub>x</sub>**
  - C **Must** be Substitutional in Crystal Lattice to Suppress B Diffusion
    - Deposition Temp. < 625C
    - Higher Deposition Temp. Results in Interstitial C
      - Can Cause Amorphous Film Characteristics for C > ~3%
- **Precursors for C Addition**
  - SiCH<sub>6</sub> (Typically 0.1% to 1% SiCH<sub>6</sub> in H<sub>2</sub>)
  - C<sub>2</sub>H<sub>4</sub> (Ethene or Acetylene), C<sub>5</sub>H<sub>8</sub> (Cyclopentane)
  - Simple Alkanes, e.g. CH<sub>4</sub>, C<sub>2</sub>H<sub>6</sub>, C<sub>3</sub>H<sub>8</sub> etc. Do Not Decompose Adequately

## Effect of $\text{Si}_{0.8}\text{Ge}_{0.2}$ Deposition Temperature on Substitutional vs. Interstitial C Incorporation



# CMOS transistor





### Advantages:

Bulk electron and hole mobility is enhanced in Strained Si:


For p-MOSFET, hole mobility increases for Ge content up to 30-40%, while for n-MOSFET, the electron mobility saturates at about 20% of Ge.


### Reported Improvements:


- Electron mobilities > 70 % on bulk Si NMOS is reported by IBM which translates into > 35% Id improvement (VLSI '01)
- Electron mobilities of > 50 % and hole mobilities 15-20 % on SOI is reported by IBM (VLSI '01)
- Electron mobilities of 1.7x on SOI is reported by Hoyt (IEEE El. Dev. Lett '01)
- Electron mobilities > 75 % on bulk Si is reported by Hoyt, Gibbons & Rim (IEEE Trans, '00)

### Key issues:

- Gate Oxidation
- Device Isolation
- Self Heating
- Growth rate - cost
- Defect density at surface
- Process integration difficulties









# Intel's Strained Silicon Transistors


PMOS


NMOS

Selective SiGe  
Epitaxy




Strained Silicon Channel







# Critical Thickness for Pseudomorphic $\text{Si}_{1-x}\text{Ge}_x$








# Formation of Misfit Dislocations


## Dislocation Bending



# Strained Silicon on graded SiGe buffer

Amberwave

Strained Si  
SiGe grade  
Si substrate




# Strained Silicon on SOI wafer by layer transfer


SOITEC




## High Temperature Deposition





## Low Temperature Deposition





# DCD x ray diffraction




*Stress in Strained SiGe is Compressive. Stress in Strained Si is Tensile.  
Increasing the Si Thickness Above 300 Å Decreases the Strain and Shifts the Strained Si Peak Closer to the Substrate Peak.*


# SIMS profile Strained Si – Graded SiGe Buffer

Cs

Cascade Scientific




# Principle for Production of Strained Si Film




First a SiGe buffer layer is grown on Si followed by a relaxed SiGe layer with a lattice larger than Si


Next Si is grown on the relaxed SiGe layer; the Si atoms stretch to align with the SiGe layer so that the silicon layer becomes tensely strained






# Strained Si layers






# Pure Ge on Silicon substrates

Low defect density Ge without SiGe graded buffer




Cross sectional TEM




Plan view TEM (looking down through Ge cap)



# Growth Rate vs Germanium concentration





# Growth Rates vs Temperature



# Temperature Dependence of $\text{Si}_{1-x}\text{Ge}_x$ Deposition Rate




# Effect of Temperature and GeH<sub>4</sub> on Ge Content






# SiGe/Si Multilayer structure




Abrupt Si/SiGe interfaces  
and precise control  
of Ge % for “PIN  
Photodetector”

# SiGe Multi Quantum Wells (MQW)



# SiGe Multi Quantum Wells (MQW)




Measured by


QinetiQ

RIXTRON

# Raman Scattering




Si-Si in Unstrained Si



Raman Spectroscopy Can Provide Information on Molecular Vibrations of Lattice.

# Raman Scattering



Si-Si in Unstrained Si

Si-Si Frequency Shift due to Strain  $\sigma$   
 $\Delta v_{\text{Strain}} \approx -2 \cdot 10^{-9} \sigma$


Si-Si Frequency Shift due to  $x$  in  $\text{Si}_{1-x}\text{Ge}_x$   
 $\Delta v_{\text{SiGe}} = -70x$

Si-Si in  
300Å Strained Si


Si-Si in  
100Å Strained Si

Tensile Stress in Strained Si is  $\sim 5 \text{ GPa}$  (50,000 atm.).




# Fourier transform low temperature photoluminescence apparatus.



# PL spectra from SiGe HBT transistors




# PL of SiGe HBT






# Photolumuminescence Mapping of Composition and Bandgap on a 6" wafer

Sample point	"NP" energy (meV)	Energy bandgap (meV)	Composition (% of Ge)
<b>a</b>	<b>1080</b>	<b>1092.2</b>	<b>8.97</b>
<b>b</b>	<b>1082.5</b>	<b>1094.7</b>	<b>8.69</b>
<b>c</b>	<b>1085.2</b>	<b>1097.4</b>	<b>8.39</b>
<b>d</b>	<b>1083.3</b>	<b>1095.5</b>	<b>8.60</b>
<b>e</b>	<b>1082.5</b>	<b>1094.7</b>	<b>8.69</b>
<b>f</b>	<b>1084.8</b>	<b>1097.0</b>	<b>8.44</b>
<b>g</b>	<b>1083.7</b>	<b>1095.9</b>	<b>8.56</b>
<b>h</b>	<b>1079</b>	<b>1091.2</b>	<b>9.08</b>



# Auger Electron Spectroscopy Of Graded germanium concentration profiles



## Trends in “novel” epitaxy in Si based materials

For graded SiGe buffers

Low CoO, defect density reduction, flatness

Thin SiGe epitaxy with defect nucleation layer

SOI substrates

Lower thermal budget in CMOS

low leak rate tools

new precursors with high GR at <600C, e.g.trisilane

Selectivity, patterned wafers, SOI substrates

High mobility channels

Pure Ge, III-V's on Ge on SiGe, epitaxial metals