

# **Physics of Advanced CMOS VLSI**

**Dennis Buss  
Texas Instruments, Inc.  
Dallas, Texas USA**

# Conclusions

- For the past 35 years, transistors have been developed using “Electrical Engineering Physics”, which was codified in the early 60’s
- As the industry approaches the “End of Roadmap”, Electrical Engineering Physics is no longer sufficient. Technology development increasingly requires
  - Sophisticated quantum physics
  - Non-equilibrium Boltzmann transport
  - Material science at the atomic and electron orbital level
- This has implications for
  - Physics education
  - Career opportunities for physicists in the semiconductor industry


# Agenda

- **Introduction to CMOS VLSI Technology**
- **Physics challenges to continued VLSI scaling**
- **Conclusion**

# Integrated Circuit – 1958



20  
 EO NO. 043601  
 DATE Sept 12, 1958

A wafer of germanium has been grown as shown to form a phase shift case



The bulk of the germanium would resist p-n junction capacitor. The wafer was by convention called an aluminum dot was evaporated


Gold was evaporated and alloyed to form connections to the transistor base and capacitor area. Platinum were formed by for the transistor and capacitor. Tapes were attached to make contact with the two wafer as shown. The wafer was on




US Patent # 3,138,743  
 Filed Feb. 6, 1959

# MOS Scaling

	Late 60's	2000
Gate Length	10 $\mu\text{m}$	120 nm
Oxide Thickness	120 nm	12 A
Gate Material	Al	poly-Si
Junction Depth	2.5 $\mu\text{m}$	25/70 nm
Interconnect	Al	Cu
Mask Levels	5	25 - 35



# Moore's Law




# 34 Years of History

	1970	Today	Change
Feature Size	6 $\mu\text{m}$	90 nm	70x Reduction
Transistor Density			5000x Increase
Chip Size	$\sim 10 \text{ mm}^2$	$\sim 400 \text{ mm}^2$	40x Increase
Transistors/Chip	1000	200 M	200,000x Increase
Clock Frequency	100 kHz	> 1 GHz	>10,000x Increase
Power Dissipation	$\sim 100 \text{ mW}$	$\sim 100 \text{ W}$	$\sim 1000\text{x}$ Increase
Fab Cost	$\sim \$10 \text{ M}$	> \$1 B	>100x Increase
WW IC Revenue	\$700 M	\$170 B	240x Increase
WW Electronics Revenue	\$70 B	\$1.1 T	16x Increase

# Electrical Engineering Physics


Electron  
Mass



Conduction  
Band

$E_g$

Hole  
Mass



Valence  
Band

$$f(E) = \frac{1}{e^{(E - E_F)/kT} + 1}$$

$$n = N_c e^{-(E_c - F_n)/kT}$$

$$p = N_v e^{-(F_p - E_v)/kT}$$


$$\frac{d^2 V(x)}{dx^2} = \frac{\rho(x)}{\epsilon} = \frac{q}{\epsilon} (p - n + N_d^+ - N_a^-)$$

$$J_n(x) = q\mu_n n(x)\epsilon(x) + qD_n \frac{dn(x)}{dx}$$



$$J_p(x) = q\mu_p p(x)\epsilon(x) - qD_p \frac{dp(x)}{dx}$$




# High Performance Processor @ 90nm




- 256 million transistors
- 37nm gate length
- PNO gate: 10 nm EOT
- NiSi<sub>2</sub>/Poly gate
- 8 levels Cu with low-k interlevel dielectric




# Heading for Change



# Heading for Change



# Lithography



***Lithography will not ultimately limit IC feature size!***

# Agenda

- **Introduction to CMOS VLSI Technology**
- **Physics Challenges to Continued VLSI Scaling**
  - Gate insulator
  - Gate electrode
  - Carrier scattering
  - Quantum behavior of carriers in the presence of stress
  - Non-equilibrium Boltzmann transport
  - Tunneling
  - Discrete positioning of dopant atoms
  - Electrostatics
  - Simulation
- **Conclusion**

# Gate Insulator

$$\text{Delay} \sim \frac{CV}{I_{\text{drive}}}$$

$$\text{Power} \approx \frac{1}{2} CV^2 F_c$$

## Inversion Layer Charge


$$Q_{\text{inv}} \approx D_{\text{ox}} = \epsilon_{\text{ox}} E_{\text{ox}}$$

$$\approx \epsilon_{\text{ox}} \frac{V_{\text{dd}}}{t_{\text{ox}}}$$


## Voltage Reduction Achieved by

- Reduction in  $t_{\text{ox}} \approx 10\text{\AA}$  in 2004
- Increase in  $\epsilon_{\text{ox}}$  using Plasma Nitrided Oxide (PNO)


## Supply Voltage ( $V_{\text{dd}}$ )



## Clock Frequency (MHz)




## Gate Leakage Current




# Gate Insulator



## Good News




## Bad News



*Hi-k also degrades channel mobility*





# Metal Gate





# Electrons in Si

## Stark Effect




### Modern CMOS

Vertical Field  $E \approx 1.2$  MV/cm  
Stark Quantization results in

$$\Delta E \approx 75 \text{ meV}$$

$$\Delta V_t \approx 50 \text{ mV}$$

## Effect of Strain






Bi-axial tensile strain of 1.3 GPa  
results in

$$\Delta E_{\text{strain}} \approx 135 \text{ meV}$$


Mobility increase  $\approx 80\%$

$I_{\text{drive}}$  increase  $\approx 20\%$


# Holes in [110] Uniaxially Compressed Si





# Discrete Channel Dopants



Discrete Channel Dopants Introduce  $I_{\text{OFF}}$  Fluctuations and  $I_{\text{OFF}}$  Degradation



# Myth of the MOSFET Switch



## In the Off State

$$I_D \sim e \frac{-q |\phi_s|}{kT}$$

$$\frac{\Delta \log I_D}{\Delta V_G} = \frac{q}{kT} \underbrace{\frac{C_{\text{ox}} + C_P}{C_{\text{ox}}}}_{\frac{\partial |\phi_s|}{\partial V_G}} \log_{10} e$$


## Sub-Threshold Slope 60 - 100 mV/decade

For  $V_t = 300\text{mV} \Rightarrow 5 - 3$  decades

$$I_{\text{on}} \approx 1 \text{ mA/um}$$

$$I_{\text{off}} \approx 10 \text{ nA/um} - 1 \text{ uA/um}$$

# Electrostatics




## Critical Scaling Parameters

L    W

$t_{\text{ox}}$      $x_{\text{jun}}$      $x_{\text{dep}}$

$t_{\text{ox}}$  and  $x_{\text{dep}}$  are encountering scaling limits. This results in ...

- Degraded sub-threshold slope  $\frac{kT}{q} \frac{C_{\text{ox}} + C_{\text{p}}}{C_{\text{ox}}}$
- Increased drain induced barrier lowering (DIBL)



Multi-Gate FETs show promise of extending scaling for several generations beyond planar CMOS

# Conclusion

- **Scaling CMOS to the “End of Roadmap” will require sophisticated condensed matter physics.**
  - **Gate stack: Atomic and electron orbital understanding of this complex material system**
  - **Quantum behavior of carriers**
    - **High perpendicular E field**
    - **Stress**
  - **Non-equilibrium Boltzmann transport**
  - **Tunneling: Gate insulator and Drain-to-Substrate**
  - **Simulation**
  
- **Sophisticated condensed matter physics will also be required to invent and develop electronics beyond CMOS**
  - **Single Electron Transistor (SET)**
  - **Carbon Nano-tube (CNT)**
  - **Molecular Electronics**
  - **Spintronics**
  - **Quantum Computing**